## Features

- Internal control latches and address decoder
- Short setup and hold times
- Wide operating voltage: 4.5 V to 13.2 V
- 12 Vpp analog signal capability
- $\mathrm{R}_{\mathrm{ON}} 65 \Omega$ max. @ $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, 25^{\circ} \mathrm{C}$
- $\Delta \mathrm{R}_{\mathrm{ON}} \leq 10 \Omega$ @ $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, 25 \mathrm{C}$
- Full CMOS switch for low distortion
- Minimum feedthrough and crosstalk
- Low power consumption ISO-CMOS technology
- Internal pull-up resistor for $\overline{\text { RESET }}$ pin


## Applications

- Key systems
- PBX systems
- Mobile radio
- Test equipment/instrumentation
- Analog/digital multiplexers
- Audio/Video switching

ISSUE 2
November 1988

## Ordering Information

$$
\begin{array}{lc}
\text { MT8809AE } & 28 \text { Pin Plastic DIP } \\
\text { MT8809AP } & 28 \text { Pin PLCC } \\
& \\
& \mathbf{- 4 0 ^ { \circ }} \text { to } \mathbf{8 5}{ }^{\circ} \mathbf{C} \\
\hline
\end{array}
$$

## Description

The Zarlink MT8809 is fabricated in Zarlink's ISOCMOS technology providing low power dissipation and high reliability. The device contains a $8 \times 8$ array of crosspoint switches along with a 6 to 64 line decoder and latch circuits. Any one of the 64 switches can be addressed by selecting the appropriate six address bits. The selected switch can be turned on or off by applying a logical one or zero to the DATA input. Chip Select ( $\overline{\mathrm{CS}}$ ) allows the crosspoint array to be cascaded for matrix expansion.


Figure 1 - Functional Block Diagram


Figure 2 - Pin Connections

## Pin Description

| Pin \# | Name | Description |
| :---: | :---: | :--- |
| 1 | AY2 | AY2 Address Line (Input). |
| 2 | $\overline{\text { STROBE }}$ | STROBE (Input): enables function selected by address and data. Address must be stable <br> before $\overline{\text { STROBE }}$ <br> Active Low. |
| 3 | $\overline{\mathrm{CS}}$ | Chip Select (Input): this is used to select the device. Active Low. |
| 4 | DATA | DATA (Input): a logic high input will turn on the selected switch and a logic low will turn off <br> the selected switch. Active High. |
| 5 | $\mathrm{~V}_{\mathrm{SS}}$ | Ground Reference. |

## Functional Description

The MT8809 is an analog switch matrix with an array size of $8 \times 8$. The switch array is arranged such that there are 8 columns by 8 rows. The columns are referred to as the Y inputs/outputs and the rows are the X inputs/outputs. The crosspoint analog switch array will interconnect any X I/O with any Y I/O when turned on and provide a high degree of isolation when turned off. The control memory consists of a 64 bit write only RAM in which the bits are selected by the address inputs (AY0-AY2, AX0-AX2). Data is presented to the memory on the DATA input. Data is asynchronously written into memory whenever both the CS (Chip Select) and STROBE inputs are low and are latched on the rising edge of STROBE. A logical "1" written into a memory cell turns the corresponding crosspoint switch on and a logical "0" turns the crosspoint off. Only the crosspoint switches corresponding to the addressed memory location are altered when data is written into memory. The remaining switches retain their previous states. Any combination of X and Y inputs/outputs can be interconnected by establishing appropriate patterns in the control memory. A logical " 0 " on the RESET input will asynchronously return all memory locations to logical "0" turning off all crosspoint switches regardless of whether $\overline{\mathrm{CS}}$ is high or low.

## Address Decode

The six address inputs along with the $\overline{\text { STROBE }}$ and $\overline{\mathrm{CS}}$ (Chip Select) are logically ANDed to form an enable signal for the resettable transparent latches. The DATA input is buffered and is used as the input to all latches. To write to a location, RESET must be high and $\overline{\mathrm{CS}}$ must go low while the address and data are set up. Then the STROBE input is set low and then high causing the data to be latched. The data can be changed while STROBE is low, however, the corresponding switch will turn on and off in accordance with the DATA input. DATA must be stable on the rising edge of STROBE in order for correct data to be written to the latch.

Absolute Maximum Ratings*- Voltages are with respect to $V_{\text {ss }}$ unless otherwise stated.

|  | Parameter | Symbol | Min | Max | Units |
| :---: | :--- | :---: | :---: | :---: | :---: |
| 1 | Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 | 15.0 | V |
|  |  | $\mathrm{~V}_{\mathrm{SS}}$ | -0.3 | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| 2 | Analog Input Voltage | $\mathrm{V}_{\mathrm{INA}}$ | -0.3 | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| 3 | Digital Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ | $\mathrm{V}_{\mathrm{SS}}-0.3$ | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| 4 | Current on any I/O Pin | I |  | $\pm 15$ | mA |
| 5 | Storage Temperature | $\mathrm{T}_{\mathrm{S}}$ | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| 6 | Package Power Dissipation | PLASTIC DIP | $\mathrm{P}_{\mathrm{D}}$ |  | 0.6 |
| C | W |  |  |  |  |

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Recommended Operating Conditions - Voltages are with respect to $\mathrm{V}_{\mathrm{ss}}$ unless otherwise stated.

|  | Characteristics | Sym | Min | Typ | Max | Units | Test Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Operating Temperature | $\mathrm{T}_{\mathrm{O}}$ | -40 | 25 | 85 | ${ }^{\circ} \mathrm{C}$ |  |
| 2 | Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | 4.5 |  | 13.2 | V |  |
| 3 | Analog Input Voltage | $\mathrm{V}_{\text {INA }}$ | $\mathrm{V}_{\mathrm{SS}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |  |
| 4 | Digital Input Voltage | $\mathrm{V}_{\text {IN }}$ | $\mathrm{V}_{\mathrm{SS}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |  |

DC Electrical Characteristics ${ }^{\dagger}$ - Voltages are with respect to $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V}$ unless otherwise stated.

|  | Characteristics | Sym | Min | Typ ${ }^{\ddagger}$ | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Quiescent Supply Current | $\mathrm{I}_{\mathrm{DD}}$ |  | 1 | 100 | $\mu \mathrm{A}$ | All digital inputs at $\mathrm{V}_{\mathbb{I N}}=\mathrm{V}_{\mathrm{SS}}$ $V_{D D}$ except RESET $=V_{D D}$. |
|  |  |  |  | 120 | 400 | $\mu \mathrm{A}$ | All digital inputs at $\mathrm{V}_{I N}=\mathrm{V}_{S S}$ or $V_{D D}$ except $\overline{\text { RESET }}=V_{S S}$. |
|  |  |  |  | 0.5 | 1.6 | mA | All digital inputs at $\mathrm{V}_{\mathrm{IN}=2.4 \mathrm{~V} \text {, }}$ $V_{D D}=5.0 \mathrm{~V}$ |
|  |  |  |  | 5 | 15 | mA | All digital inputs at $\mathrm{V}_{1 \mathrm{~N}}=3.4 \mathrm{~V}$ |
| 2 | Off-state Leakage Current (See G. 9 in Appendix) | $\mathrm{l}_{\text {OFF }}$ |  | $\pm 1$ | $\pm 500$ | nA | $I V_{X_{i}}-V_{Y_{j}} I=V_{D D}-V_{S S}$ $\text { See Appendix, Fig. A. } 1$ |
| 3 | Input Logic "0" level | $\mathrm{V}_{\mathrm{IL}}$ |  |  | 0.8 | V |  |
| 4 | Input Logic "1" level | $\mathrm{V}_{1 H}$ | 3.0 |  |  | V |  |
| 6 | Input Leakage (digital pins) | ILEAK |  | 0.1 | 10 | $\mu \mathrm{A}$ | All digital inputs at $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$; $\mathrm{RESET}=\mathrm{V}_{\mathrm{DD}}$ |

$\dagger$ DC Electrical Characteristics are over recommended temperature range.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only; not guaranteed and not subject to production testing.
DC Electrical Characteristics- Switch Resistance - $V_{D C}$ is the external $D C$ offset applied at the analog $I / O$ pins.

|  | Characteristics | Sym | $25^{\circ} \mathrm{C}$ |  | $70^{\circ} \mathrm{C}$ |  | $85^{\circ} \mathrm{C}$ |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ | Max | Typ | Max | Typ | Max |  |  |
| 1 | On-state $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ <br> Resistance $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ <br>  $\mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ <br> (See G.1, G.2, G. 3 in Appendix) | $\mathrm{R}_{\mathrm{ON}}$ | $\begin{gathered} \hline 45 \\ 55 \\ 120 \end{gathered}$ | $\begin{gathered} \hline 65 \\ 75 \\ 185 \end{gathered}$ |  | $\begin{gathered} \hline 75 \\ 85 \\ 215 \end{gathered}$ |  | $\begin{gathered} 80 \\ 90 \\ 225 \end{gathered}$ | $\begin{aligned} & \Omega \\ & \Omega \\ & \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DC}}=\mathrm{V}_{\mathrm{DD}} / 2, \\ & \mid \mathrm{V}_{\mathrm{xi}}-\mathrm{V}_{\mathrm{Y}_{\mathrm{j}} \mid}=0.4 \mathrm{~V} \end{aligned}$ <br> See Appendix, Fig. A. 2 |
| 2 | Difference in on-state resistance between two switches (See G. 4 in Appendix) | $\Delta \mathrm{R}_{\mathrm{ON}}$ | 5 | 10 |  | 10 |  | 10 | $\Omega$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0, \\ & \mathrm{~V}_{\mathrm{DC}}=\mathrm{V}_{\mathrm{DD}} / 2, \\ & \mathrm{~V}_{\mathrm{xi}} \mathrm{~V}_{\mathrm{Yj}^{\prime} \mid}=0.4 \mathrm{~V} \\ & c_{i} \end{aligned}$ <br> See Appendix, Fig. A. 2 |

AC Electrical Characteristics ${ }^{\dagger}$ - Crosspoint Performance $-\mathrm{V}_{\mathrm{DC}}$ is the external DC offset the the analog $/ \mathrm{O}$ pins.
Voltages are with respect to $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DC}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-7 \mathrm{~V}$, unless otherwise stated.

|  | Characteristics | Sym | Min | Typ ${ }^{\ddagger}$ | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Switch I/O Capacitance | $\mathrm{C}_{\text {S }}$ |  | 20 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| 2 | Feedthrough Capacitance | $\mathrm{C}_{\mathrm{F}}$ |  | 0.2 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| 3 | Frequency Response Channel "ON" 20LOG $\left(V_{\text {OUT }} / V_{\text {Xii }}\right)=-3 \mathrm{~dB}$ | $\mathrm{F}_{3 \mathrm{~dB}}$ |  | 45 |  | MHz | $\begin{aligned} & \hline \text { Switch is "ON"; } V_{\text {INA }}=2 \mathrm{Vpp} \\ & \text { sinewave; } R_{L}=1 \mathrm{k} \Omega \\ & \text { See Appendix, Fig. A. } 3 \end{aligned}$ |
| 4 | Total Harmonic Distortion (See G.5, G. 6 in Appendix) | THD |  | 0.01 |  | \% | Switch is "ON"; $V_{\text {INA }}=2 \mathrm{Vpp}$ sinewave $f=1 \mathrm{kHz} ; \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |
| 5 | ```Feedthrough Channel "OFF" Feed.=20LOG (V}\mp@subsup{V}{\mathrm{ OUT }}{}/\mp@subsup{V}{\mp@subsup{X}{\textrm{i}}{}}{} (See G.8 in Appendix)``` | FDT |  | -95 |  | dB | ```All Switches "OFF"; \(\mathrm{V}_{\text {INA }}=\) 2 Vpp sinewave \(\mathrm{f}=1 \mathrm{kHz}\); \(R_{L}=1 k \Omega\). See Appendix, Fig. A. 4``` |
| 6 | Crosstalk between any two channels for switches Xi-Yi and $\mathrm{X}_{\mathrm{j}} \mathrm{Y} \mathrm{Y}$. <br> Xtalk $=20 L O G\left(V_{Y_{j}} / V_{X_{i}}\right)$. <br> (See G. 7 in Appendix). | $\mathrm{X}_{\text {talk }}$ |  | -45 |  | dB | $\mathrm{V}_{\text {INA }}=2 \mathrm{Vpp}$ sinewave $f=10 \mathrm{MHz} ; R_{L}=75 \Omega$ |
|  |  |  |  | -90 |  | dB | $\begin{aligned} & \mathrm{V}_{\text {INA }}=2 \mathrm{Vpp} \text { sinewave } \\ & \mathrm{f}=10 \mathrm{kHz} ; \mathrm{R}_{\mathrm{L}}=600 \Omega . \end{aligned}$ |
|  |  |  |  | -85 |  | dB | $\begin{aligned} & \mathrm{V}_{\text {INA }}=2 \mathrm{Vpp} \text { sinewave } \\ & \mathrm{f}=10 \mathrm{kHz} ; \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega . \\ & \hline \end{aligned}$ |
|  |  |  |  | -80 |  | dB | $\begin{aligned} & \mathrm{V}_{\mathrm{INA}}=2 \mathrm{Vpp} \text { sinewave } \\ & \mathrm{f}=1 \mathrm{kHz} ; \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega . \\ & \text { Refer to Appendix, Fig. A. } 5 \\ & \text { for test circuit. } \\ & \hline \end{aligned}$ |
| 7 | Propagation delay through switch | $\mathrm{t}_{\text {PS }}$ |  |  | 30 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |

$\dagger$ Timing is over recommended temperature range. See Fig. 3 for control and I/O timing details.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only; not guaranteed and not subject to production testing.
Crosstalk measurements are for Plastic DIPS only, crosstalk values for PLCC packages are approximately 5dB better.
AC Electrical Characteristics ${ }^{\dagger}$ - Control and I/O Timings- $\mathrm{V}_{\mathrm{DC}}$ is the external DC offset applied at the analog $\mathrm{I} / \mathrm{O}$ pins. Voltages are with respect to $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DC}}=\mathrm{OV}, \mathrm{V}_{\mathrm{SS}}=-7 \mathrm{~V}$, unless otherwise stated.

|  | Characteristics | Sym | Min | Typ ${ }^{\ddagger}$ | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Control Input crosstalk to switch (for $\overline{C S}$, DATA, $\overline{S T R O B E}$, <br> Address) | $\mathrm{CX}_{\text {talk }}$ |  | 30 |  | mVpp | $\begin{aligned} & V_{V_{N}}=3 V+V_{D C} \text { squarewave; } \\ & R_{1 N}=1 \mathrm{k} \Omega, R_{L}=1 \mathrm{k} \Omega . \\ & \text { See Appendix, Fig. A. } 6 \end{aligned}$ |
| 2 | Digital Input Capacitance | $\mathrm{C}_{\mathrm{DI}}$ |  | 10 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| 3 | Switching Frequency | $\mathrm{F}_{0}$ |  |  | 20 | MHz |  |
| 4 | Setup Time DATA to STROBE | $\mathrm{t}_{\mathrm{DS}}$ | 10 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (1) $)$ |
| 5 | Hold Time DATA to STROBE | $\mathrm{t}_{\mathrm{DH}}$ | 10 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ )(1) |
| 6 | Setup Time Address to $\overline{\text { STROBE }}$ | $\mathrm{t}_{\mathrm{AS}}$ | 10 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ )(1) |
| 7 | Hold Time Address to $\overline{\text { STROBE }}$ | $\mathrm{t}_{\mathrm{AH}}$ | 10 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ )(1) |
| 8 | Setup Time $\overline{\overline{\mathrm{CS}}}$ to $\overline{\text { STROBE }}$ | $\mathrm{t}_{\mathrm{CSS}}$ | 10 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ )(1) |
| 9 | Hold Time $\overline{\overline{C S}}$ to $\overline{\text { STROBE }}$ | $\mathrm{t}_{\text {CSH }}$ | 10 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (1) |
| 10 | STROBE Pulse Width | $\mathrm{t}_{\text {SPW }}$ | 20 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (1) |
| 11 | RESET Pulse Width | $\mathrm{t}_{\text {RPW }}$ | 40 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ )(1) |
| 12 | $\overline{\text { STROBE }}$ to Switch Status Delay | $\mathrm{t}_{5}$ |  | 40 | 100 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ )(1) |
| 13 | DATA to Switch Status Delay | $t_{\text {b }}$ |  | 50 | 100 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ )(1) |
| 14 | $\overline{\text { RESET }}$ to Switch Status Delay | $t_{R}$ |  | 35 | 100 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \quad \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (1) |

$\dagger$ Timing is over recommended temperature range. See Fig. 3 for control and I/O timing details.
Digital Input rise time (tr) and fall time (tf) $=5 \mathrm{~ns}$.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only; not guaranteed and not subject to production testing.
)(1)Refer to Appendix, Fig. A. 7 for test circuit.


Figure 3 - Control Memory Timing Diagram
See Appendix, Fig. A. 7 for switching waveform

| AY2 | AY1 | AYO | AX2 | AX1 | AXO | Connection | AY2 | AY1 | AYO | AX2 | AX1 | AX0 | Connection |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | X0 Yo | 1 | 0 | 0 | 0 | 0 | 0 | X0 Y4 |
| 0 | 0 | 0 | 0 | 0 | 1 | X1 Y0 | 1 | 0 | 0 | 0 | 0 | 1 | X1 Y4 |
| 0 | 0 | 0 | 0 | 1 | 0 | X2 Y0 | 1 | 0 | 0 | 0 | 1 | 0 | X2 Y4 |
| 0 | 0 | 0 | 0 | 1 | 1 | X3 Y0 | 1 | 0 | 0 | 0 | 1 | 1 | X3 Y4 |
| 0 | 0 | 0 | 1 | 0 | 0 | X4 Y0 | 1 | 0 | 0 | 1 | 0 | 0 | X4 Y4 |
| 0 | 0 | 0 | 1 | 0 | 1 | X5 Y0 | 1 | 0 | 0 | 1 | 0 | 1 | X5 Y4 |
| 0 | 0 | 0 | 1 | 1 | 0 | X6 Y0 | 1 | 0 | 0 | 1 | 1 | 0 | X6 Y4 |
| 0 | 0 | 0 | 1 | 1 | 1 | X7 Y0 | 1 | 0 | 0 | 1 | 1 | 1 | X7 Y4 |
| 0 | 0 | 1 | 0 | 0 | 0 | X0 Y1 | 1 | 0 | 1 | 0 | 0 | 0 | X0 Y5 |
| 0 | 0 | 1 | 0 | 0 | 1 | X 1 Y 1 | 1 | 0 | 1 | 0 | 0 | 1 | X1 Y5 |
| 0 | 0 | 1 | 0 | 1 | 0 | X2 Y1 | 1 | 0 | 1 | 0 | 1 | 0 | X2 Y5 |
| 0 | 0 | 1 | 0 | 1 | 1 | X3 Y1 | 1 | 0 | 1 | 0 | 1 | 1 | X3 Y5 |
| 0 | 0 | 1 | 1 | 0 | 0 | X4 Y1 | 1 | 0 | 1 | 1 | 0 | 0 | X4 Y5 |
| 0 | 0 | 1 | 1 | 0 | 1 | X5 Y1 | 1 | 0 | 1 | 1 | 0 |  | X5 Y5 |
| 0 | 0 | 1 | 1 | 1 | 0 | X6 Y1 | 1 | 0 | 1 | 1 | 1 | 0 | X6 Y5 |
| 0 | 0 | 1 | 1 | 1 | 1 | X7 Y1 | 1 | 0 | 1 | 1 | 1 | 1 | X7 Y5 |
| 0 | 1 | 0 | 0 | 0 | 0 | X0 Y2 | 1 | 1 | 0 | 0 | 0 | 0 | X0 Y6 |
| 0 | 1 | 0 | 0 | 0 | 1 | X1 Y2 | 1 | 1 | 0 | 0 | 0 | 1 | X1 Y6 |
| 0 | 1 | 0 | 0 | 1 | 0 | X2 Y2 | 1 | 1 | 0 | 0 | 1 | 0 | X2 Y6 |
| 0 | 1 | 0 | 0 | 1 | 1 | X3 Y2 | 1 | 1 | 0 | 0 | 1 | 1 | X3 Y6 |
| 0 | 1 | 0 | 1 | 0 | 0 | X4 Y2 | 1 | 1 | 0 | 1 | 0 | 0 | X4 Y6 |
| 0 | 1 | 0 | 1 | 0 | 1 | X5 Y2 | 1 | 1 | 0 | 1 | 0 | 1 | X5 Y6 |
| 0 | 1 | 0 | 1 | 1 | 0 | X6 Y2 | 1 | 1 | 0 | 1 | 1 | 0 | X6 Y6 |
| 0 | 1 | 0 | 1 | 1 | 1 | X7 Y2 | 1 | 1 | 0 | 1 | 1 | 1 | X7 Y6 |
| 0 | 1 | 1 | 0 | 0 | 0 | X0 Y3 | 1 | 1 | 1 | 0 | 0 | 0 | X0 Y7 |
| 0 | 1 | 1 | 0 | 0 | 1 | X1 Y3 | 1 | 1 | 1 | 0 | 0 |  | X1 Y7 |
| 0 | 1 | 1 | 0 | 1 | 0 | X2 Y3 | 1 | 1 | 1 | 0 | 1 | 0 | X2 Y7 |
| 0 | 1 | 1 | 0 | 1 | 1 | X3 Y3 | 1 | 1 | 1 |  | 1 | 1 | X3 Y7 |
| 0 | 1 | 1 | 1 | 0 | 0 | X4 Y3 | 1 | 1 | 1 |  | 0 | 0 | X4 Y7 |
| 0 | 1 | 1 | 1 | 0 | 1 | X5 Y3 | 1 | 1 | 1 | 1 | 0 | 1 | X5 Y7 |
| 0 | 1 | 1 | 1 | 1 | 0 | X6 Y3 | 1 | 1 | 1 | 1 | 1 | 0 | X6 Y7 |
| 0 | 1 | 1 | 1 | 1 | 1 | X7 Y3 | 1 | 1 | 1 | 1 | 1 | 1 | X7 Y7 |

Table 1. Address Decode Truth Table



## Notes:

1. All dimensions and tolerances conform to ANSI Y14.5M-1982
2. Dimensions D1 and E1 do not include mould protrusions.

Allowable mould protrusion is 0.010 " per side. Dimensions D1 and E1
include mould protrusion mismatch and are determined at the
parting line, that is D1 and E1 are measured at the extreme material
condition at the upper or lower parting line.
3. Controlling dimensions in Inches.
4. " $N$ " is the number of terminals.
5. Not To Scale

6 . Dimension $R$ required for $120^{\circ}$ minimum bend.

| © Zarink Semiconductor 2002 All rights reserved. |  |  |  | ZARLINK <br> SEMICONDUCTOR |  | Package Code QA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ISSUE | 1 | 2 | 3 |  | Previous package codes | Package Outline for |
| ACN | 5958 | 207469 | 212422 |  |  | $28 \text { lead PLCC }$ |
| DATE | 15Aug94 | 10Sep99 | 22Mar02 |  |  |  |
| APPRD. |  |  |  |  |  | GヤOOOO2 |

For more information about all Zarlink products<br>visit our Web Site at<br>www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. trading as Zarlink Semiconductor or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's $I^{2} \mathrm{C}$ components conveys a licence under the Philips $\mathrm{I}^{2} \mathrm{C}$ Patent rights to use these components in an $I^{2} \mathrm{C}$ System, provided that the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ Standard Specification as defined by Philips.

Zarlink and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2002, Zarlink Semiconductor Inc. All Rights Reserved.

